

Digital PID Based Two-Compensator for DC-DC Converter

Yudai Furukawa and Fujio Kurokawa

Graduate School of Engineering
Nagasaki University
Nagasaki, Japan
bb52215203@cc.nagasaki-u.ac.jp

Ilhami Colak

Faculty of Engineering and Architecture
Gelisim University
Istanbul, Turkey
icolak@gelisim.edu.tr

Abstract—The purpose of this paper is to present the performance characteristics of the digital PID based two-compensator for the dc-dc converter. Authors have already presented a fast PD control method, which can reduce the influence of the delay time. In this paper, the transient characteristics of output voltage are confirmed in the simulation when the sampling frequency of the PID control is slowed down. As a result, the tendency of the transient characteristics of output voltage is revealed. Therefore, the slower sampling frequency of PID control can be applied to the dc-dc converter compared with the conventional PID control.

Keywords—switching power supply; dc-dc converter; digital control; PID control; fast PD control

I. INTRODUCTION

The increase of the power consumption is caused by the wide use of the telecommunication equipment. The energy management in such system becomes necessary to save the energy. The digital control switching power supply has been attracted attention because it has advantages of realizing the high performance control [1]-[5].

Meanwhile, the digital control has the assignment. There is a delay time in the digital control process. The A-D conversion time occurs in the A-D converter. Also, processing time occurs in the digital controller such as digital signal processor (DSP) and field programmable gate array (FPGA). The delay time adversely affects the transient response.

In the previous research, the fast PD control method has been presented in [6]-[10]. The PID control is divided into two parts, which are the fast PD and the slow PID controllers. The sampling frequency for the fast PD control is shorter than the switching frequency. The P control requires the high-speed sampling in order to compare the desired value with the current value. It is related to the transient response directly. The fast D control compensates the phase in the high frequency area. The calculation result of the fast operation part is updated several times in one switching period. The fast PD control method is hardly affected by the delay time. Therefore, it is revealed that it has the superior performance in transient response compared with the conventional PID control method. Although a superior

transient response of proposed method is shown, the discussion about the performance characteristics is necessary.

This paper presents the performance characteristics of the digital PID based two-compensator for dc-dc converter. The tendency of transient response of proposed method is revealed when the sampling frequency of PID control is changed and the capacitance of output smoothing capacitor is changed. These characteristics are confirmed in simulation.

II. OPERATION PRINCIPLE

Figure 1 illustrates the digitally controlled buck type dc-dc converter and the scheme of digital control circuit. In where, E_i is an input voltage and e_o is an output voltage. L is an energy storage reactor, C is an output smoothing capacitor, T_r is a main switch, D is a flywheel diode and R is a load. The switching frequency f_s is equal to 100 kHz. e_o is sent to two A-D converters and converted into the digital values $e_{o1}[n]$ and $e_{o2}[n]$. Each digital value is processed in the fast PD control part and the PID control part in parallel. The control calculation is carried out and its result is updated by each sampling point.




Fig. 1. Digitally controlled buck type dc-dc converter and scheme of digital control circuit.

The digital value $T_{on}[n]$ of on time of main switch is determined by those calculation results. The PWM generator outputs the PWM signal S_{Ton} depending on $T_{on}[n]$. The drive circuit shapes S_{Ton} and drives the main switch.

A. PID Control

Figure 2 shows the timing chart of the PID control. The open circle denotes the valid sampling point for the PID control. The calculation result of the PID control is applied after M_{PID} switching periods. M_{PID} denotes a number of switching periods between the sampling points in the PID control. Usually, M_{PID} is equal to one because the sampling frequency f_{PID_samp} for the PID control is set to f_s . The PID control calculation is carried out each $M_{PID}T_s$ because the sampling point for the PID control is obtained only once in $M_{PID}T_s$. The transfer function $H_{PID}(s)$ of the PID control is represented as follows:

$$H_{PID}(s) = \left(H_P + \frac{H_I}{s} + sH_D \right) e^{-s\tau_2}, \quad (1)$$

where H_P is the proportional gain, H_I is the integral gain and H_D is the differential gain. τ_2 is the delay time of the PID control including the A-D conversion time and the processing time. Moreover, each gain is given by

$$H_P = \frac{A_{eo}G_{AD2}K_P}{N T_s} \quad (2)$$

$$H_I = \frac{A_{eo}G_{AD2}K_I}{N T_s T_{PID_samp}} \quad (3)$$

$$H_D = \frac{A_{eo}G_{AD2}T_{PID_samp}K_D}{N T_s}, \quad (4)$$

where A_{eo} is the gain of pre-amplifier, G_{AD2} is the gain of A-D converter for the PID control, $N T_s$ is the resolution of DPWM. K_P , K_I and K_D are coefficients of P, I and D controls, respectively. T_{PID_samp} is the sampling period of the PID control and is equal to $M_{PID}T_s$.

B. Fast PD Control

Figure 3 shows the timing chart of the fast PD control. The open square and the closed square denote the valid and the invalid sampling point for the fast PD control, respectively. M_{FPD} is the number of the sampling point during the switching period T_s . m_{PD} means the m_{PD} -th ($m_{PD}=1, 2, \dots, M_{FPD}$) sampling point during T_s . Though the fast PD control calculation is updated each sampling point during T_s , only one calculation result using latest sampling point becomes valid to turn off the main switch. For example, the second sampling point is used for the fast P control in the $(n-1)$ -th switching period. Similarly, the second sampling point is used for the fast P control in the n -th switching period as shown in Fig. 3. In the n -th switching period, the fast D control is calculated using the valid sampling point at the n -th switching period and the valid sampling point at the $(n-1)$ -th switching period. For example, the second sampling point in the $(n-1)$ -th switching period and the second sampling point in the n -th switching period are used for the fast D control calculation in the n -th switching period as depicted in Fig. 3. The sampling frequency f_{FPD_samp} for the fast PD control is higher than f_s . Therefore, the A-D conversion time T_{AD} is suppressed and the fast PD control calculation is repeated several times during T_s and its calculation result is




Fig. 2. Timing chart of PID control.




Fig. 3. Timing chart of fast PD control.

applied immediately. The transfer function $H_{FPD}(s)$ of fast PD control is represented as follows:

$$H_{FPD}(s) = (H_{FP} + sH_{FD}) e^{-s\tau_1}, \quad (5)$$

where H_{FP} is the proportional gain and H_{FD} is the differential gain in the fast PD control. τ_1 is the delay time of fast PD control including the A-D conversion time and the processing time. Each gain is given by

$$H_{FP} = \frac{A_{eo} G_{AD1} K_{FP}}{N T_S} \quad (6)$$

$$H_{FD} = \frac{A_{eo} G_{AD1} T_{FPD_samp} K_{FD}}{N T_S}, \quad (7)$$

where G_{AD1} is the gain of A-D converter for the fast PD control. Also, K_{FP} and K_{FD} are coefficients of fast P control and fast D control, respectively. T_{FPD_samp} is the period of the fast D control and is almost the same as T_S .

III. PERFORMANCE CHARACTERISTICS

In this section, the performance characteristics of the dc-dc




Fig. 4. Transient characteristics of output voltage, e_O , against a number of switching periods between sampling points in PID control, $MPID$: (a) convergence time of e_O within plus-minus 1% of reference voltage, t_{cv} , (b) undershoot of e_O , δ_{eo_under} .

converter with the proposed method are discussed when $MPID$ is varied. Main evaluation items are the undershoot δ_{eo_under} of e_O and the convergence time t_{cv} when the output voltage converges within plus-minus 1% of the reference voltage E_O^* in the load transient. E_i and E_O^* are 20 V and 10 V, respectively. When the main switch is on, the internal loss resistance r_1 of dc-dc converter is 0.28Ω . When the main switch is off, the internal loss resistance r_2 of dc-dc converter is 0.32Ω . The forward voltage drop V_D of diode is 0.3 V and the reactance of L is $510\mu H$. The step change of the load is from 20Ω to 10Ω . The simulator is PSIM. M_{FPD} is equal to 10. Control gains are given as follows: $H_{FP}=0.2$ (1/V), $H_{FD}=1.0$ (μ s/V), $H_P=0.05$ (1/V), $H_I=41$ (1/sV), $H_D=0.5MPID$ (μ s/V).

Figure 4 illustrates the properties of the proposed method in the load transient taking C as a parameter. The vertical axis is δ_{eo_under} or t_{cv} , and the horizontal axis is $MPID$, respectively. As shown in Fig. 4(a), when $MPID$ is set to 4 or 5, t_{cv} gets worse. On the other hand, δ_{eo_under} is almost constant against the variation of $MPID$ as shown in Fig. 4(b). In the case of the large value of C , $MPID$ can be set to larger




Fig. 5. Transient response of output voltage, e_O , when output smoothing capacitor, C , is equal to $100\mu F$: (a) a number of switching periods between sampling points in PID control, $MPID$, is 1, (b) $MPID$ is 5, and (c) $MPID$ is 10.

value. The transient response of e_o is given in Figs. 5 and 6. Figure 5 explains the transient response when M_{PID} is equal to 1, 5 and 10, and C is equal to $100 \mu\text{F}$. δ_{eo_under} is 4.2%, 4.3% and 4.4%, and t_{cv} is 1.9 ms, 3.3 ms and 1.8 ms. Likewise, Figure 6 shows the transient response when M_{PID} is equal to 10, and C is equal to $200 \mu\text{F}$, $400 \mu\text{F}$ and $800 \mu\text{F}$. δ_{eo_under} is 3.1%, 2.0% and 1.4%. t_{cv} is 1.1 ms, 0.4 ms and 0.5 ms.




Fig. 6. Transient response of output voltage, e_o , when a number of switching periods between sampling points in PID control, M_{PID} , is 10: (a) output smoothing capacitor, C , is equal to $200 \mu\text{F}$, (b) C is $400 \mu\text{F}$, and (c) C is $800 \mu\text{F}$.

IV. CONCLUSION

In this paper, the performance characteristics of the digital PID based two-compensator for dc-dc converter is discussed. Even if a number of switching periods between the sampling points in the PID control becomes larger, the transient characteristics are kept excluding $M_{PID} = 4$ and 5. Therefore, the sampling frequency of PID control can be set smaller value than conventional PID control by using the proposed method. Also, the tendency of the transient response of the proposed method is confirmed.

REFERENCES

- [1] H. Peng, A. Prodic, E. Alarcon and D. Maksimovic: "Modeling of quantization effects in digitally controlled dc-dc converters," IEEE Trans. on Power Electronics, vol. 22, no. 1, pp. 208-215, Jan. 2007.
- [2] G. Zhou and J. Xu: "Digital average current controlled switching dc-dc converters with single-edge modulation," IEEE Trans. on Power Electronics, vol. 25, No. 3, Mar. 2010.
- [3] S. Guo, Y. Gao, Y. Xu, X. Lin-shi and B. Allard: "Digital PWM controller for high-frequency low-power dc-dc switching mode power supply," proc. of IEEE Power Electronics and Motion Control Conference, pp. 1340-1346, May 2009.
- [4] J. Morroni, R. Zane and D. Maksimovic: "Design and implementation of an adaptive tuning system based on desired phase margin for digitally controlled dc-dc converters," IEEE Trans. on Power Electronics, vol. 24, no. 2, pp. 559-564, Feb. 2009.
- [5] T. Fujioto, F. Tabuchi, and T. Yokoyama: "A design of FPGA based hardware controller for dc-dc converter using SDRE approach," IEEE International Power Electronics Conference, pp. 1001-1005, June 2010.
- [6] F. Kurokawa, Y. Maeda, Y. Shibata, H. Maruta, T. Takahashi, K. Bansho, T. Tanaka and K. Hirose: "A new fast-response digital control process for switching power supply," Trans. on ELECTROMOTION, 17, pp. 220-225, May 2010.
- [7] F. Kurokawa, R. Yoshida Y. Maeda, T. Takahashi, K. Bansho, T. Tanaka and K. Hirose: "A novel A-D conversion for digital control switching power supply," proc. of IEEE Energy Conversion Congress and Expo, pp. 1302-1306, Sept. 2011.
- [8] F. Kurokawa, R. Yoshida and Y. Furukawa, "Digital Fast P Slow ID control dc-dc converter in different resolutions," Trans. IEEE Industry Applications, vol.51, no.1, pp. 353-361, Jan./Feb. 2015.
- [9] F. Kurokawa and R. Yoshida: "A new improved fast digital PID control dc-dc converter using a complementing low-resolution fast A-D converter," proc. of IEEE International Conference on Renewable Energy Research and Applications, pp. 1-4, Nov. 2012.
- [10] F. Kurokawa and Y. Furukawa, "High performance digital control switching power supply," proc. of International Power Electronics and Motion Control Conference and Exposition, pp. 1378-1383, Sept. 2014.